Abstract. Driven by the two main hardware trends increasing main memory and massively parallel multi-core processing in the past few years, there has been much research eort in parallelizing well-known join algorithms. However, the non-uniform memory access (NUMA) of these architectures to main memory has only gained limited attention in the design of these algorithms. We study recent proposals of main memory hash join implementations and identify their major performance problems on NUMA architectures. We then develop a NUMA-aware hash join for massively parallel environments, and show how the specic implementation details aect the performance on a NUMA system. Our experimental evaluation shows that a carefully engineered hash join implementation outperforms previous high performance hash joins by a factor of more than two, resulting in an unprecedented throughput of 3/4 billion join argument tuples per second.
Introduction
The recent developments of hardware providing huge main memory capacities and a large number of cores led to the emergence of main memory database systems and a high research eort in the context of parallel database operators.
In particular, the probably most important operator, the equi-join, has been investigated. Blanas et al. [1] and Kim et al. [2] presented very high performing variants of hash join outperforming prior implementations by factors.
So far, those algorithms only considered hardware environments with uniform access latency and bandwidth over the complete main memory. With the advent of architectures which scale main memory via non-uniform memory access, the need for NUMA-aware algorithms arises. While in [3] we redesigned the classic sort/merge join for multi-core NUMA machines, we now concentrate on redesigning the other classic join method, the hash join.
In this paper we present our approach of a NUMA-aware hash join. The core improvement concerns the design of the build input's hash table. We optimized its parallelism via a lock-free synchronization mechanism based on optimistic validation instead of a costly pessimistic locking/latching, as illustrated in Figure 1 .
Also, we devised a NUMA-optimized storage layout for the hash table in order to eectively utilize the aggregated memory bandwidth of all NUMA nodes. In addition, we engineered the hash performance gain of an order of magnitude compared to the recently published multi-core hash join of Blanas et al. [1] . Meanwhile Balkesen et al. [4] also studied the results of [1] and published hardware optimized re-implementations of those algorithms [5] which also far outperform the previous ones. They focused their research on multi-core CPU architectures with uniform memory access, albeit the source code contains rudimentary NUMA support which improves performance by a factor of 4 on our NUMA machine.
Throughout the paper we refer to the hash join algorithms as described in [ 2. Shared partitioning join: Both input relations are partitioned. Thereby, the target partitions' write buers are shared among all threads.
3. Independent partitioning join: All threads perform the partitioning phase independently from each other. They rst locally create parts of the target partitions which are linked together after all threads have nished their (independent) work.
4. Radix partitioning join: Both input relations are radix-partitioned in parallel. Thereby, the partitioning is done in multiple passes by applying the algorithm recursively. The algorithm was originally proposed by Manegold et al. [6] and further revised in [2] .
We started to work with the original code provided by Blanas et al. on a system with uniform memory access, on which we were able to reproduce the published results. By contrast, when executing the code on our NUMA system (which is described in section 4) we noticed a decreased performance with all algorithms. We identied three major problems of the algorithms.
1. Fine-grained locking while building the hash table reduces parallelism, which is not just NUMA related, but becomes more critical with an increasing number of concurrently running threads.
2. Extensive remote memory accesses to shared data structures (e.g., the shared partitions' write buers of the radix partitioning join) which reside within a single NUMA node. This results in link contention and thus de- which is more costly on NUMA systems.
In the following section we examine the eects on the given implementations that are mostly caused by non-uniform memory accesses. In section 3 we focus on how to implement a hash join operator in a NUMA-aware way. Here we address the main challenges for hash join algorithms on modern architectures: Reduce synchronization costs, reduce random access patterns to memory, and optimize for limited memory bandwidth. The results of the experimental evaluations are discussed in section 4.
NUMA Eects
To make the NUMA eects visible (and the changes comparable) we re-ran the original experiments with the uniform data set in two dierent congurations. First we employed eight threads on eight physical cores within a single NUMA node, thereby simulating a uniform-memory-access machine. Then, we distributed the threads equally over all 4 nodes, i.e., 2 cores per node. Figure 2 shows the performance of the individual hash join implementations.
It gives an overview how the join phases are inuenced by NUMA eects. The performance of all implementations decreases. Only the shared-partitioning and the independent-partitioning algorithms show a slightly better performance during the probe phase. The no-partitioning and shared-partitioning algorithms are most aected at the build and the partition phase, respectively. In both phases they extensively write to shared data structures. The build performance drops by 85% and the performance of the partitioning phase by 62%. The overall performance decreases by 25% in average in the given scenario.
In contrast to the original results we can see that the build performance is always slower than the probe performance, which we provoked by shuing the input. However, due to synchronization overhead it is reasonable that building a hash have to access (at least) two dierent cache lines. Whereas, the one that holds the lock is accessed twice. Once for acquiring and once for releasing the lock after the bucket has been modied. This greatly increases memory latencies and has been identied as one of the three major bottlenecks (listed in section 1). We can reduce the negative eects by modifying the buckets' data structure so that each bucket additionally holds its corresponding lock. Balkesen et al. [4] also identied this as a bottleneck on systems with uniform memory access. Especially on NUMA systems, we have to deal with higher latencies and we therefore expect an even higher impact on the build performance. In the later experimental evaluation (Section 4) we show how the lock placement aects the performance of our own hash table. Thereby, we also consider the case, where a single lock is responsible for multiple hash buckets.
For our hash table we use an optimistic, lock-free approach instead of locks. If meanwhile the marker has already been set by another thread, the atomic operation fails and we linearly probe, i.e., try again on the next write position.
Once the CAS operation succeeds the corresponding thread implicitly has exclusive write access to the corresponding bucket and no further synchronization is needed for storing the tuple. We only have to establish a barrier between the two phases to ensure that all key-value pairs have been written before we start probing the hash table.
Memory Allocation
In this section we describe the eects of local and remote memory access as well as what programmers have to consider when allocating and initializing main memory. On NUMA systems we can directly access the whole available memory, but we (at least) have to dierentiate between local and remote memory. Accessing local memory is cheaper than accessing remote memory. The costs depend on how the NUMA partitions are connected and therefore this is hardware dependent. In our system the four nodes are fully connected though we always need to pass exactly one QPI link (hop) when accessing remote memory. By default the system allocates memory within that node the requesting thread is running on. This behavior can be changed by using the numactl tool. Especially the command line argument interleave=all tells the operating system to interleave memory allocations among all available nodes, an option which non-NUMA aware programs may benet from. It might be an indicator for optimization potentials if a program runs faster on interleaved memory, whereas NUMA-aware programs may suer due to loss of control over memory allocations. We show these eects in our experiments.
For data intensive algorithms we have to consider where to place the data the algorithm operates on. In C++ memory is usually allocated dynamically using the new operator or the malloc function. This simply reserves memory but as long as the newly allocated memory has not been initialized (e.g., by using memset ) the memory is not pinned to a specic NUMA-node. The rst access places the destination page within a specic node. If the size of the requested memory exceeds the page size, the memory will then only be partially pinned and does not aect the remaining untouched space. A single contiguous memory area can therefore be distributed among all nodes as long as the number of nodes is less than or equal to the number of memory pages. This can be exposed to keep the implementations simple by just loosing a reasonable amount of control and granularity with respect to data placement.
For evaluation we started with a naive implementation which we improved step-by-step. Our goal was to develop a hash join implementation that performs best when using non-interleaved memory because running a whole DBMS process in interleaved mode might not be an option in real world scenarios. We also avoided to add additional parameters to the hash join, especially we do not want to constrain our implementation to a particular hardware layout. We consider the general case that the input is equally distributed across the nodes and the corresponding memory location in known to the nearest worker thread. We will show that interleaved memory increases performance of non-NUMA-aware implementations, but we will also show in the following section that our hash join performs even better when we take care about the memory allocations by ourselves than leaving it to the operating system.
3.3
Hash Table Design Hash 
Implementation Details
In listing 1.1 we sketch the insert function of our hash table. In line 2 we compute the hash value of the given key (more details on hash functions in Section 4.3) and in line 3 the bucket number is computed by masking all bits of the hash value to zero that would exceed the hash table's size. The size of the hash table is always a power of two and the number of buckets is set to at least twice the size of the build input. Thus, for n input tuples we get the number of buckets b = 2 log2(n) +1 and the mask = b−1. The relatively generous space consumption for the hash table is more than compensated by the fact that the probe input, which is often orders of magnitude larger than the build input, can be kept in-place. The radix join, in contrast, partitions both input relations. The notable aspect here is that there is no corresponding operation to giving up an acquired lock. Usually a thread acquires a lock, modies the bucket, and nally gives up the lock, which establishes a happened-before relationship between modication and unlocking. In our implementation the CPU is free to defer the modication or to execute them in an out of order manner because we do not have any data dependencies until the probe phase starts. Further, we optimized for sequential memory accesses in case of collisions by applying the open addressing scheme with a linear probing sequence for collision resolution. This strategy leads to a well predictable access pattern which the hardware prefetcher can exploit.
Evaluation
We conducted our experiments on a Linux server (kernel 3.5.0) with 1 TB main memory and 4 Intel Xeon X7560 CPUs clocked at 2.27 GHz with 8 physical cores (16 hardware contexts) each, resulting in a total of 32 cores and, due to hyperthreading, 64 hardware contexts. Unless stated otherwise we use all available hardware contexts.
Synchronization
In our rst experiment we measure the eect of dierent synchronization mechanisms on build performance. To reduce measurement variations we increased the 1 hashFunction sets the most signicant bit of the hash value to 1 and thus ensures no hash value equals 0. This limits the hash domain to 2 63 , but does not increase the number of collisions, since the least signicant bits determine the hash table position. In the second experiment we reduce the number of locks n that are synchronizing write accesses to the hash buckets. We start with one lock per bucket and successively halve the number of locks in every run. Therefore a lock becomes responsible for multiple hash buckets (lock striping). In our case these are the neighboring buckets. The i th lock is responsible for the buckets i·
where n is the number of locks, b is the total number of buckets and b ≥ 2 · |R| ∧ b is a power of two.
In Figure 4 we can see that the build performance can be signicantly increased by reducing the number of locks. Especially when using the spin-lock it shows a steep growth in the beginning. Blanas' spin-lock implementation only needs a single byte and therefore a single cache line can hold up to 64 locks.
Reducing the total number of locks leads to fewer cache misses when locks are acquired (marker (1) in the plot). Because we implemented linear probing it is very unlikely that a hash collision leads to a cache miss when acquiring the lock of the neighboring bucket. On the other hand, the spin-lock performance drops signicantly when multiple threads access locks that reside in the same cache-line (2) . Even if there is low lock contention, manipulating the same cache line causes cache coherency misses in order to keep the caches coherent. This eect cannot be observed when the locks are stored in the buckets. Here, we just can see the natural performance drop due to higher lock contention (3) . In contrast to the 1-byte spin-lock, we can not observe those caching eects with the pthreads mutex. This is due to the fact that a single lock uses 40 bytes.
Our experiment also revealed that using lock striping together with locks that are stored in the hash buckets is very cache inecient. The more buckets a single lock is responsible for, the higher is the propability that a single hash table access incur two cache line loads (for the lock and for the bucket).
The experiments conrmed that an ecient lock implementation is crucial for the build phase. It also showed that protecting multiple buckets with a single lock indeed can have positive eects on the performance but cannot compete with a lock-free implementation. Especially the rst two data points of the Spin-Lock in buckets curve show that on NUMA architectures writing to two dierent cache lines within a tight loop can cause crucial performance dierences.
Memory Allocation
For the experimental evaluation of the dierent memory allocation strategies we consider the build and the probe phase separately. We focus on how they are aected by those strategies, but we also plot the overall performance for completeness. To get good visual results we set the cardinality of both relations to the same value (128 M). During all experiments we only count and do not materialize the output tuples. We use the following four setups:
1) non-NUMA-aware: Allocation of the input data and the hash table takes place within a single NUMA node.
2) interleaved: Same as 1) but running in interleave=all mode.
3) NUMA-aware / dynamic: Both input relations are allocated and initialized thread-local whereas the hash tables' memory is initialized dynamically during runtime.
4) NUMA-aware: As in 3), both relations are placed thread-local and the memory of the hash table is (manually) initialized across all NUMA nodes in chunks of page size. Figure 5 shows the results of all four experiments. We measured the performance of the build and probe phase as well as the overall performance in M tuples per second. The distributed memory allocation of the hash table in 4) is done as follows: We divide the size of the hash table into i equally sized chunks of size 2 MB and let them be initialized by all threads in parallel where the i th chunk is memsetted by thread i mod #threads.
We can see an improvement by a factor of more than three by just running the non-NUMA-aware implementation on interleaved memory. When comparing the setup 3) with 2) a decreased performance during the build phase can be seen which is caused by the dynamic allocation of the hash tables' memory. We assume that in practice the relations are (equally) distributed across all memory partitions and we only need to assign the nearest input to each thread. Table 1 shows comparisons with the Radix join implementation of [5] . Unfortunately, the Radix implementation was not able to handle extremely large workloads such as 1 G / 10 G (176 GB of data). For comparison, the TPC-H record holder VectorWise achieves 50 mtps for this large join [3] .
Hash Functions
In accordance to previous publications, and in order to obtain comparable performance results, we used the modulo hash function (implemented using a logical AND, as discussed in Section 3.4) in all experiments. In this section we study the inuence of hash functions on join performance. On the one hand, modulo hashing is extremely fast and has good join performance in micro benchmarks.
On the other hand, it is quite easy to construct workloads that cause dramatic performance degradation. For example, instead of using consecutive integers, we left gaps between the join keys so that only every tenth value of the key space was used. As a consequence, we measured a 84% decrease performance for the NO implementation of [5] . Whereas our implementation is aected by power-of-two gaps, and slows down by 63% when we use a join key distance of 16.
We evaluated a small number of hash functions (Murmur64A, CRC, and Fibonacci hashing) with our hash join implementation. It turned out that the Murmur hash always oers (almost) the same performance independent from the tested workload. At the same time it is the most expensive hash function, which reduces the overall join performance by 36% (over modulo hashing with consecutive keys). The CRC function is available as a hardware instruction on modern CPUs with the SSE 4.2 instruction set and therefore reduces the performance by less than 1% in most cases. However, it is less robust than Murmur, for a small number of workloads it caused signicantly more collisions than Murmur.
The Fibonacci hash function oered almost the same performance as modulo, but unfortunately had the same weaknesses.
Real-world hashing naturally incurs higher cost, but does not aect all algorithms equally. Employing a costly hash function aects the Radix join more than the NO join, because the hash function is evaluated multiple times for each tuple (during each partitioning phase, and in the nal probe phase). Finally, using more realistic hash functions makes the results more comparable to algorithms that do not use hashing like sort/merge joins.
Related Work
Parallel join processing has been investigated extensively, in particular since the advent of main memory databases. Thereby, most approaches are based on the radix join, which was pioneered by the MonetDB group [7, 6] . This join method improves cache locality by continuously partitioning into ever smaller chunks that ultimately t into the cache. Ailamaki et al. [8] improved cache locality during the probing phase of the hash join using software controlled prefetching.
Our hash join virtually always incurs only one cache miss per lookup or insert, due open addressing.
An Intel/Oracle team [2] adapted hash join to multi-core CPUs. They also investigated sort-merge join and hypothesized that due to architectural trends of wider SIMD, more cores, and smaller memory bandwidth per core sort-merge join is likely to outperform hash join on upcoming chip multiprocessors. Blanas et al. [1, 9] and Balkesen et al. [4, 5] presented even better performance results for their parallel hash join variants. However, these algorithms are not optimized for NUMA environments.
Albutiu et al. [3] presented a NUMA-aware design of sort-based join algorithms, which was improved by Li et al. [11] to avoid cross-trac.
Summary and Conclusions
Modern hardware architectures with huge main memory capacities and increasing number of cores have led to the development of highly parallel in-memory algorithms for main memory database systems. The focus thereby is on hashbased algorithms [1, 2] . However, prior work did not yet consider architectures with non-uniform memory access. We identied the challenges that NUMA poses to hash join algorithms and based on our ndings we developed our own algorithm based on optimistic validation instead of a costly pessimistic locking. Our algorithm distributes data carefully in order to provide balanced bandwidth on the inter-partition links. At the same time, no architecture-specic knowledge is required, i.e., the algorithm is oblivious to the specic NUMA topology. Our hash join outperforms previous parallel hash join implementations on a NUMA system. We further found that our highly parallel shared hash table implementation performs better than radix partitioned variants because these incur a high overhead for partitioning. This is the case although hash joins inherently do not exhibit cache locality as they are inserting and probing the hash table randomly.
But at least we could avoid additional cache misses due to collisions by employing linear probing. We therefore conclude that cache eects are less decisive for multi-core hash joins. On large setups we achieved a join performance of more than 740 M tuples per second, which is more than 2 x compared to the best known radix join published in [5] and one order of magnitude faster than the best-in-breed commercial database system VectorWise.
